

1M × 4 BANKS × 16 BITS DDR SDRAM

Table of Contents-

1.	GENE	ERAL DES	CRIPTION	4		
2.	FEAT	URES		4		
3.	KEY I	PARAMET	PARAMETERS			
4.	BALL	CONFIGL	CONFIGURATION			
5.	BALL	DESCRIP	DESCRIPTION			
6.			AM			
7.			DESCRIPTION			
1.						
	7.1		Jp Sequence			
	7.2		nd Function			
		7.2.1	Bank Activate Command			
		7.2.2	Bank Precharge Command			
		7.2.3	Precharge All Command			
		7.2.4	Write Command			
		7.2.5	Write with Auto-precharge Command			
		7.2.6	Read Command			
		7.2.7	Read with Auto-precharge Command			
		7.2.8	Mode Register Set Command			
		7.2.9	Extended Mode Register Set Command			
		7.2.10	No-Operation Command			
		7.2.11	Burst Read Stop Command			
		7.2.12	Device Deselect Command			
		7.2.13	Auto Refresh Command			
		7.2.14	Self Refresh Entry Command			
		7.2.15	Self Refresh Exit Command			
		7.2.16	Data Write Enable /Disable Command			
	7.3	Read Op	peration	12		
	7.4	Write Op	peration	13		
	7.5	Prechar	ge	13		
	7.6	Burst Te	ermination	13		
	7.7	Refresh	Operation	13		
	7.8	Power Down Mode				
	7.9	Input Clo	ock Frequency Change during Precharge Power Down Mode	14		
	7.10	7.10 Mode Register Operation				
		7.10.1	Burst Length field (A2 to A0)	14		

W9464G6IB

Esses winbond sesses

		7.10.2	Addressing Mode Select (A3)	15	
		7.10.3	CAS Latency field (A6 to A4)	16	
		7.10.4	DLL Reset bit (A8)	16	
		7.10.5	Mode Register/Extended Mode register change bits (BA0, BA1)	16	
		7.10.6	Extended Mode Register field		
		7.10.7	Reserved field	17	
8.	OPER	ATION MC	DDE	18	
	8.1	Simplified	I Truth Table	18	
	8.2	Function	Truth Table	19	
	8.3	Function	Truth Table for CKE	22	
	8.4	Simplified	l Stated Diagram	23	
9.	ELEC	TRICAL CH	HARACTERISTICS	24	
	9.1	Absolute	Maximum Ratings	24	
	9.2	Recomme	ended DC Operating Conditions	24	
	9.3	Capacitar	nce	25	
	9.4	Leakage	and Output Buffer Characteristics	25	
	9.5	DC Chara	acteristics	26	
	9.6	AC Chara	acteristics and Operating Condition	27	
	9.7	AC Test (Conditions	28	
10.	SYSTEM CHARACTERISTICS FOR DDR SDRAM				
	10.1	Table 1: I	nput Slew Rate for DQ, DQS, and DM	30	
	10.2	Table 2: I	nput Setup & Hold Time Derating for Slew Rate	30	
	10.3		nput/Output Setup & Hold Time Derating for Slew Rate		
	10.4		nput/Output Setup & Hold Derating for Rise/Fall Delta Slew Rate		
	10.5		Output Slew Rate Characteristics (X16 Devices only)		
	10.6		lotes:		
11.	TIMIN	•	ORMS		
			d Input Timing		
	11.2		the CLK Signals		
	11.3	•	ning (Burst Length = 4)		
	11.4		uing (Burst Length = 4)		
	11.5		A MASK (W9464G6IB)		
	11.6		gister Set (MRS) Timing		
	11.7		lode Register Set (EMRS) Timing		
	11.8		charge Timing (Read Cycle, CL = 2)		
	11.9	•	charge Timing (Read cycle, CL = 2), continued		
	11.10		charge Timing (Write Cycle)		
		, .a.c pi 0		T I	

W9464G6IB

Esses winbond sesses

	11.11	Read Interrupted by Read (CL = 2, BL = 2, 4, 8)	42
	11.12	Burst Read Stop (BL = 8)	42
	11.13	Read Interrupted by Write & BST (BL = 8)	43
	11.14	Read Interrupted by Precharge (BL = 8)	43
	11.15	Write Interrupted by Write (BL = 2, 4, 8)	44
	11.16	Write Interrupted by Read (CL = 2, BL = 8)	44
	11.17	Write Interrupted by Read (CL = 3, BL = 4)	45
	11.18	Write Interrupted by Precharge (BL = 8)	45
	11.19	2 Bank Interleave Read Operation (CL = 2, BL = 2)	46
	11.20	2 Bank Interleave Read Operation (CL = 2, BL = 4)	46
	11.21	4 Bank Interleave Read Operation (CL = 2, BL = 2)	47
	11.22	4 Bank Interleave Read Operation (CL = 2, BL = 4)	47
	11.23	Auto Refresh Cycle	48
	11.24	Precharge/Activate Power Down Mode Entry and Exit Timing	48
	11.25	Input Clock Frequency Change during Precharge Power Down Mode Timing	48
	11.26	Self Refresh Entry and Exit Timing	49
12.	PACKA	AGE SPECIFICATION	50
	12.1	60 Ball TFBGA (8x13mm)	50
13.	REVISI	ON HISTORY	51



1. GENERAL DESCRIPTION

W9464G6IB is a CMOS Double Data Rate synchronous dynamic random access memory (DDR SDRAM); organized as 1M words \times 4 banks \times 16 bits. W9464G6IB delivers a data bandwidth of up to 400M words per second (-5) compliant to the DDR400/CL3 specification.

All Inputs reference to the positive edge of CLK (except for DQ, DM and CKE). The timing reference point for the differential clock is when the CLK and $\overline{\text{CLK}}$ signals cross during a transition. Write and Read data are synchronized with the both edges of DQS (Data Strobe).

By having a programmable Mode Register, the system can change burst length, latency cycle, interleave or sequential burst to maximize its performance. W9464G6IB is ideal for any high performance applications.

2. FEATURES

- 2.5V ±0.2V Power Supply
- Up to 200 MHz Clock Frequency
- Double Data Rate architecture; two data transfers per clock cycle
- Differential clock inputs (CLK and CLK)
- DQS is edge-aligned with data for Read; center-aligned with data for Write
- CAS Latency: 2, 2.5 and 3
- Burst Length: 2, 4 and 8
- Auto Refresh and Self Refresh
- Precharged Power Down and Active Power Down
- Write Data Mask
- Write Latency = 1
- 15.6µS Refresh interval (4K/64 mS Refresh)
- Maximum burst refresh cycle: 8
- Interface: SSTL_2
- Packaged in 60 Ball TFBGA, using Lead free materials with RoHS compliant




3. KEY PARAMETERS

SYMBOL	DESCRIPTION		MIN./MAX.	-5
		CL = 2	Min.	7.5 nS
		CL = 2	Max.	10 nS
tou	Clark Cyala Time	CL = 2.5	Min.	6 nS
tcĸ	Clock Cycle Time	CL = 2.5	Max.	10 nS
		01 - 0	Min.	5 nS
		CL = 3	Max.	10 nS
tras	Active to Precharge Command Period		Min.	40 nS
trc	Active to Ref/Active Command Period		Min.	55 nS
IDD0	Operating Current: One Bank Active-Precharge		Max.	120 mA
IDD1	Operating Current: One Bank Active-Read-Precharge		Max.	140 mA
IDD2F	Precharge floating standby current		Max.	50 mA
IDD2Q	Precharge quiet standby current		Max.	50 mA
IDD4R	Burst Operation Read Current		Max.	185 mA
IDD4W	Burst Operation Write Current		Max.	180 mA
IDD5	Auto Refresh Current		Max.	210 mA
IDD6	Self Refresh Current		Max.	2.5 mA



4. BALL CONFIGURATION






5. BALL DESCRIPTION

BALL NUMBER	SYMBOL	FUNCTION	DESCRIPTION
K7, L8, L7, M8,			Multiplexed pins for row and column address.
M2, L3, L2, K3,	A0 – A11	Address	Row address: A0 – A11.
K2, J3, K8, J2			Column address: A0 – A7. (A10 is used for Auto-precharge)
J8, J7	BA0, BA1	Bank Select	Select bank to activate during row address latch time, or bank to read/write during column address latch time.
A8, B9, B7, C9, C7, D9, D7, E9, E1, D3, D1, C3, C1, B3, B1, A2	DQ0 – DQ15	Data Input/ Output	The DQ0 – DQ15 input and output data are synchronized with both edges of DQS.
E7, E3	LDQS, UDQS	Data Strobe	DQS is Bi-directional signal. DQS is input signal during write operation and output signal during read operation. It is Edgealigned with read data, Center-aligned with write data.
H8 CS Chip		Chip Select	Disable or enable the command decoder. When command decoder is disabled, new command is ignored and previous operation continues.
H7, G8, G7 $\frac{\overline{RAS}}{\overline{CAS}}$, WE		Command Inputs	Command inputs (along with $\overline{\mbox{CS}}$) define the command being entered.
F7, F3 LDM, UDM W		Write Mask	When DM is asserted "high" in burst write, the input data is masked. DM is synchronized with both edges of DQS.
G2, G3 $\frac{\text{CLK}}{\text{CLK}}$		Differential Clock Inputs	All address and control input signals are sampled on the crossing of the positive edge of CLK and negative edge of $\overline{\text{CLK}}$.
НЗ	CKE	Clock Enable	CKE controls the clock activation and deactivation. When CKE is low, Power Down mode, Suspend mode, or Self Refresh mode is entered.
F1	F1 VREF I		VREF is reference voltage for inputs.
F8, M7, A7	F8, M7, A7 VDD F		Power for logic circuit inside DDR SDRAM.
A3, F2, M3 Vss		Ground	Ground for logic circuit inside DDR SDRAM.
B2, D2, C8, E8, A9	(((((((((((((((((((Separated power from $V_{\text{\tiny DD}},$ used for output buffer, to improve noise.
A1, C2, E2, B8, D8	Vssq	Ground for I/O Buffer	Separated ground from Vss, used for output buffer, to improve noise.
H2, F9	NC	No Connection	No connection



6. BLOCK DIAGRAM






7. FUNCTIONAL DESCRIPTION

7.1 Power Up Sequence

- (1) Apply power and attempt to CKE at a low state (\leq 0.2V), all other inputs may be undefined
 - 1) Apply VDD before or at the same time as VDDQ.
 - 2) Apply VDDQ before or at the same time as VTT and VREF.
- (2) Start Clock and maintain stable condition for 200 µS (min.).
- (3) After stable power and clock, apply NOP and take CKE high.
- (4) Issue precharge command for all banks of the device.
- (5) Issue EMRS (Extended Mode Register Set) to enable DLL and establish Output Driver Type.
- (6) Issue MRS (Mode Register Set) to reset DLL and set device to idle with bit A8. (An additional 200 cycles(min) of clock are required for DLL Lock before any executable command applied.)
- (7) Issue precharge command for all banks of the device.
- (8) Issue two or more Auto Refresh commands.
- (9) Issue MRS-Initialize device operation with the reset DLL bit deactivated A8 to low.



Initialization sequence after power-up



7.2 Command Function

7.2.1 Bank Activate Command

$$(\overline{RAS} = \text{``L''}, \overline{CAS} = \text{``H''}, \overline{WE} = \text{``H''}, BA0, BA1 = Bank, A0 to A11 = Row Address)$$

The Bank Activate command activates the bank designated by the BA (Bank address) signal. Row addresses are latched on A0 to A11 when this command is issued and the cell data is read out of the sense amplifiers. The maximum time that each bank can be held in the active state is specified as tRAS (max). After this command is issued, Read or Write operation can be executed.

7.2.2 Bank Precharge Command

$$(\overline{RAS} = \text{``L''}, \overline{CAS} = \text{``H''}, \overline{WE} = \text{``L''}, BA0, BA1 = Bank, A10 = \text{``L''}, A0 to A9, A11 = Don't Care)$$

The Bank Precharge command percharges the bank designated by BA. The precharged bank is switched from the active state to the idle state.

7.2.3 Precharge All Command

$$(\overline{RAS} = \text{`L"}, \overline{CAS} = \text{`H"}, \overline{WE} = \text{`L"}, BA0, BA1 = Don't Care, A10 = \text{`H"}, A0 to A9, A11 = Don't Care)$$

The Precharge All command precharges all banks simultaneously. Then all banks are switched to the idle state.

7.2.4 Write Command

$$(\overline{RAS} = "H", \overline{CAS} = "L", \overline{WE} = "L", BA0, BA1 = Bank, A10 = "L", A0 to A7 = Column Address)$$

The write command performs a Write operation to the bank designated by BA. The write data are latched at both edges of DQS. The length of the write data (Burst Length) and column access sequence (Addressing Mode) must be in the Mode Register at power-up prior to the Write operation.

7.2.5 Write with Auto-precharge Command

The Write with Auto-precharge command performs the Precharge operation automatically after the Write operation. This command must not be interrupted by any other commands.

7.2.6 Read Command

$$(\overline{RAS} = "H", \overline{CAS} = "L", \overline{WE} = "H", BA0, BA1 = Bank, A10 = "L", A0 to A7 = Column Address)$$

The Read command performs a Read operation to the bank designated by BA. The read data are synchronized with both edges of DQS. The length of read data (Burst Length), Addressing Mode and CAS Latency (access time from $\overline{\text{CAS}}$ command in a clock cycle) must be programmed in the Mode Register at power-up prior to the Read operation.

7.2.7 Read with Auto-precharge Command

The Read with Auto-precharge command automatically performs the Precharge operation after the Read operation.

1. READA ≥ tRAS (min) - (BL/2) x tCK



Internal precharge operation begins after BL/2 cycle from Read with Auto-precharge command.

2.
$$tRCD(min) \leq READA < tRAS(min) - (BL/2) x tCK$$

Data can be read with shortest latency, but the internal Precharge operation does not begin until after tRAS (min) has completed.

This command must not be interrupted by any other command.

7.2.8 Mode Register Set Command

$$(\overline{RAS} = \text{`L''}, \overline{CAS} = \text{`L''}, \overline{WE} = \text{`L''}, BA0 = \text{`L''}, BA1 = \text{`L''}, A0 to A11 = Register Data)$$

The Mode Register Set command programs the values of CAS Latency, Addressing Mode, Burst Length and DLL reset in the Mode Register. The default values in the Mode Register after power-up are undefined, therefore this command must be issued during the power-up sequence. Also, this command can be issued while all banks are in the idle state. Refer to the table for specific codes.

7.2.9 Extended Mode Register Set Command

$$(\overline{RAS} = \text{`L''}, \overline{CAS} = \text{`L''}, \overline{WE} = \text{`L''}, BA0 = \text{`H''}, BA1 = \text{`L''}, A0 to A11 = Register data)$$

The Extended Mode Register Set command can be implemented as needed for function extensions to the standard (SDR-SDRAM). Currently the only available mode in EMRS is DLL enable/disable, decoded by A0. The default value of the extended mode register is not defined; therefore this command must be issued during the power-up sequence for enabling DLL. Refer to the table for specific codes.

7.2.10 No-Operation Command

$$(\overline{RAS} = "H", \overline{CAS} = "H", \overline{WE} = "H")$$

The No-Operation command simply performs no operation (same command as Device Deselect).

7.2.11 Burst Read Stop Command

$$(RAS = "H", \overline{CAS} = "H", \overline{WE} = "L")$$

The Burst stop command is used to stop the burst operation. This command is only valid during a Burst Read operation.

7.2.12 Device Deselect Command

$$(\overline{CS} = "H")$$

The Device Deselect command disables the command decoder so that the \overline{RAS} , \overline{CAS} , \overline{WE} and Address inputs are ignored. This command is similar to the No-Operation command.

7.2.13 Auto Refresh Command

AUTO REFRESH is used during normal operation of the DDR SDRAM and is analogous to CAS–BEFORE–RAS (CBR) refresh in previous DRAM types. This command is non persistent, so it must be issued each time a refresh is required.

The refresh addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during an AUTO REFRESH command. The DDR SDRAM requires AUTO REFRESH cycles at an average periodic interval of trefi (maximum).



To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM, and the maximum absolute interval between any AUTO REFRESH command and the next AUTO REFRESH command is 8 * trefi.

7.2.14 Self Refresh Entry Command

$$(\overline{RAS} = "L", \overline{CAS} = "L", \overline{WE} = "H", CKE = "L", BA0, BA1, A0 to A11 = Don't Care)$$

The SELF REFRESH command can be used to retain data in the DDR SDRAM, even if the rest of the system is powered down. When in the self refresh mode, the DDR SDRAM retains data without external clocking. The SELF REFRESH command is initiated like an AUTO REFRESH command except CKE is disabled (LOW). The DLL is automatically disabled upon entering SELF REFRESH, and is automatically enabled upon exiting SELF REFRESH. Any time the DLL is enabled a DLL Reset must follow and 200 clock cycles should occur before a READ command can be issued. Input signals except CKE are "Don't Care" during SELF REFRESH. Since CKE is an SSTL_2 input, VREF must be maintained during SELF REFRESH.

7.2.15 Self Refresh Exit Command

(CKE = "H",
$$\overline{CS}$$
 = "H" or CKE = "H", \overline{RAS} = "H", \overline{CAS} = "H")

The procedure for exiting self refresh requires a sequence of commands. First, CLK must be stable prior to CKE going back HIGH. Once CKE is HIGH, the DDR SDRAM must have NOP commands issued for txsnr because time is required for the completion of any internal refresh in progress. A simple algorithm for meeting both refresh and DLL requirements is to apply NOPs for 200 clock cycles before applying any other command.

The use of SELF REFREH mode introduces the possibility that an internally timed event can be missed when CKE is raised for exit from self refresh mode. Upon exit from SELF REFRESH an extra auto refresh command is recommended.

7.2.16 Data Write Enable /Disable Command

(DM = "L/H" or LDM, UDM = "L/H")

During a Write cycle, the DM or LDM, UDM signal functions as Data Mask and can control every word of the input data. The LDM signal controls DQ0 to DQ7 and UDM signal controls DQ8 to DQ15.

7.3 Read Operation

Issuing the Bank Activate command to the idle bank puts it into the active state. When the Read command is issued after tRCD from the Bank Activate command, the data is read out sequentially, synchronized with both edges of DQS (Burst Read operation). The initial read data becomes available after CAS Latency from the issuing of the Read command. The CAS Latency must be set in the Mode Register at power-up.

When the Precharge Operation is performed on a bank during a Burst Read and operation, the Burst operation is terminated.

When the Read with Auto-precharge command is issued, the Precharge operation is performed automatically after the Read cycle then the bank is switched to the idle state. This command cannot be interrupted by any other commands. Refer to the diagrams for Read operation.



7.4 Write Operation

Issuing the Write command after tRCD from the bank activate command. The input data is latched sequentially, synchronizing with both edges(rising & falling) of DQS after the Write command (Burst write operation). The burst length of the Write data (Burst Length) and Addressing Mode must be set in the Mode Register at power-up.

When the Precharge operation is performed in a bank during a Burst Write operation, the Burst operation is terminated.

When the Write with Auto-precharge command is issued, the Precharge operation is performed automatically after the Write cycle, then the bank is switched to the idle state, The Write with Auto-precharge command cannot be interrupted by any other command for the entire burst data duration.

Refer to the diagrams for Write operation.

7.5 Precharge

There are two Commands, which perform the precharge operation (Bank Precharge and Precharge All). When the Bank Precharge command is issued to the active bank, the bank is precharged and then switched to the idle state. The Bank Precharge command can precharge one bank independently of the other bank and hold the unprecharged bank in the active state. The maximum time each bank can be held in the active state is specified as tRAS (max). Therefore, each bank must be precharged within tRAS(max) from the bank activate command.

The Precharge All command can be used to precharge all banks simultaneously. Even if banks are not in the active state, the Precharge All command can still be issued. In this case, the Precharge operation is performed only for the active bank and the precharge bank is then switched to the idle state.

7.6 Burst Termination

When the Precharge command is used for a bank in a Burst cycle, the Burst operation is terminated. When Burst Read cycle is interrupted by the Precharge command, read operation is disabled after clock cycle of (CAS Latency) from the Precharge command. When the Burst Write cycle is interrupted by the Precharge command, the input circuit is reset at the same clock cycle at which the precharge command is issued. In this case, the DM signal must be asserted "high" during twR to prevent writing the invalided data to the cell array.

When the Burst Read Stop command is issued for the bank in a Burst Read cycle, the Burst Read operation is terminated. The Burst read Stop command is not supported during a write burst operation. Refer to the diagrams for Burst termination.

7.7 Refresh Operation

Two types of Refresh operation can be performed on the device: Auto Refresh and Self Refresh. By repeating the Auto Refresh cycle, each bank in turn refreshed automatically. The Refresh operation must be performed 4096 times (rows) within 64mS. The period between the Auto Refresh command and the next command is specified by tRFC.

Self Refresh mode enters issuing the Self Refresh command (CKE asserted "low") while all banks are in the idle state. The device is in Self Refresh mode for as long as CKE held "low". In the case of distributed Auto Refresh commands, distributed auto refresh commands must be issued every 15.6 μ S and the last distributed Auto Refresh commands must be performed within 15.6 μ S before entering the self refresh mode. After exiting from the Self Refresh mode, the refresh operation must be performed within 15.6 μ S. In Self Refresh mode, all input/output buffers are disabled,



resulting in lower power dissipation (except CKE buffer). Refer to the diagrams for Refresh operation.

7.8 Power Down Mode

Two types of Power Down Mode can be performed on the device: Active Standby Power Down Mode and Precharge Standby Power Down Mode.

When the device enters the Power Down Mode, all input/output buffers are disabled resulting in low power dissipation (except CKE buffer).

Power Down Mode enter asserting CKE "low" while the device is not running a burst cycle. Taking CKE "high" can exit this mode. When CKE goes high, a No operation command must be input at next CLK rising edge. Refer to the diagrams for Power Down Mode.

7.9 Input Clock Frequency Change during Precharge Power Down Mode

DDR SDRAM input clock frequency can be changed under following condition:

DDR SDRAM must be in precharged power down mode with CKE at logic LOW level. After a minimum of 2 clocks after CKE goes LOW, the clock frequency may change to any frequency between minimum and maximum operating frequency specified for the particular speed grade. During an input clock frequency change, CKE must be held LOW. Once the input clock frequency is changed, a stable clock must be provided to DRAM before precharge power down mode may be exited. The DLL must be RESET via EMRS after precharge power down exit. An additional MRS command may need to be issued to appropriately set CL etc. After the DLL relock time, the DRAM is ready to operate with new clock frequency.

7.10 Mode Register Operation

The mode register is programmed by the Mode Register Set command (MRS/EMRS) when all banks are in the idle state. The data to be set in the Mode Register is transferred using the A0 to A11 and BA0, BA1 address inputs.

The Mode Register designates the operation mode for the read or write cycle. The register is divided into five filed: (1) Burst Length field to set the length of burst data (2) Addressing Mode selected bit to designate the column access sequence in a Burst cycle (3) CAS Latency field to set the assess time in clock cycle (4) DLL reset field to reset the DLL (5) Regular/Extended Mode Register filed to select a type of MRS (Regular/Extended MRS). EMRS cycle can be implemented the extended function (DLL enable/Disable mode).

The initial value of the Mode Register (including EMRS) after power up is undefined; therefore the Mode Register Set command must be issued before power operation.

7.10.1 Burst Length field (A2 to A0)

This field specifies the data length for column access using the A2 to A0 pins and sets the Burst Length to be 2, 4 and 8 words.

A2	A1	Α0	BURST LENGTH	
0	0	0	Reserved	
0	0	1	2 words	
0	1	0	4 words	
0	1	1	8 words	
1	х	х	Reserved	



7.10.2 Addressing Mode Select (A3)

The Addressing Mode can be one of two modes; Interleave mode or Sequential Mode, When the A3 bit is "0", Sequential mode is selected. When the A3 bit is "1", Interleave mode is selected. Both addressing Mode support burst length 2, 4 and 8 words.

А3	ADDRESSING MODE
0	Sequential
1	Interleave

7.10.2.1. Addressing Sequence of Sequential Mode

A column access is performed by incrementing the column address input to the device. The address is varied by the Burst Length as the following.

Addressing Sequence of Sequential Mode

DATA	ACCESS ADDRESS	BURST LENGTH
Data 0	n	2 words (address bits is A0)
Data 1	n + 1	not carried from A0 to A1
Data 2	n + 2	4 words (address bit A0, A1)
Data 3	n + 3	Not carried from A1 to A2
Data 4	n + 4	
Data 5	n + 5	8 words (address bits A2, A1 and A0)
Data 6	n + 6	Not carried from A2 to A3
Data 7	n + 7	V

7.10.2.2. Addressing Sequence for Interleave Mode

A Column access is started from the inputted column address and is performed by interleaving the address bits in the sequence shown as the following.

Addressing Sequence of Interleave Mode

DATA	ACCESS ADDRESS	BURST LENGTH
Data 0	A8 A7 A6 A5 A4 A3 A2 A1 A0	2 words
Data 1	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 2	A8 A7 A6 A5 A4 A3 A2 A1 A0	4 words
Data 3	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 4	A8 A7 A6 A5 A4 A3 A2 A1 A0	8 words
Data 5	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 6	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 7	A8 A7 A6 A5 A4 A3 A2 A1 A0	V



7.10.3 CAS Latency field (A6 to A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first data read. The minimum values of CAS Latency depend on the frequency of CLK.

A6	A5	A4	CAS LATENCY
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2
0	1	1	3
1	0	0	Reserved
1	0	1	Reserved
1	1	0	2.5
1	1	1	Reserved

7.10.4 DLL Reset bit (A8)

This bit is used to reset DLL. When the A8 bit is "1", DLL is reset.

7.10.5 Mode Register/Extended Mode register change bits (BA0, BA1)

These bits are used to select MRS/EMRS.

BA1	BA0	A11-A0
0	0	Regular MRS Cycle
0	1	Extended MRS Cycle
1	x	Reserved



7.10.6 Extended Mode Register field

1) DLL Switch field (A0)

This bit is used to select DLL enable or disable

A0	DLL
0	Enable
1	Disable

2) Output Driver Strength Control field (A6, A1)

The 100%, 60% and 30% or matched impedance driver strength are required Extended Mode Register Set (EMRS) as the following:

A6	A1	BUFFER STRENGTH			
0	0	100% Strength			
0	1 60% Strength				
1	0	Reserved			
1	1	30% Strength			

7.10.7 Reserved field

• Test mode entry bit (A7)

This bit is used to enter Test mode and must be set to "0" for normal operation.

• Reserved bits (A9, A10, A11)

These bits are reserved for future operations. They must be set to "0" for normal operation.



8. OPERATION MODE

The following table shows the operation commands.

8.1 Simplified Truth Table

SYM.	COMMAND	DEVICE STATE	CKEn-1	CKEn	DM ⁽⁴⁾	BA0, BA1	A10	A0-A9 ,A11	CS	RAS	CAS	WE
ACT	Bank Active	Idle ⁽³⁾	Н	Χ	Х	V	V	V	L	L	Н	Н
PRE	Bank Precharge	Any ⁽³⁾	Н	Χ	Х	V	L	Х	L	L	Н	L
PREA	Precharge All	Any	Н	Χ	Χ	Χ	Н	Х	L	L	Н	L
WRIT	Write	Active ⁽³⁾	Н	Χ	Χ	V	L	V	L	Н	L	L
WRITA	Write with Auto- precharge	Active ⁽³⁾	Н	Х	Х	٧	Н	V	L	Н	L	L
READ	Read	Active ⁽³⁾	Н	Х	Х	V	L	V	L	Н	L	Н
READA	Read with Auto- precharge	Active ⁽³⁾	Н	Х	Х	V	Н	V	L	Н	L	Н
MRS	Mode Register Set	Idle	Н	Х	Х	L, L	С	С	L	L	L	L
EMRS	Extended Mode Register Set	Idle	Н	Х	Х	H, L	٧	V	L	L	L	L
NOP	No Operation	Any	Н	Χ	Х	Х	Х	Х	L	Н	Н	Н
BST	Burst Read Stop	Active	Н	Х	Х	Х	Х	Х	L	Н	Н	L
DSL	Device Deselect	Any	Н	Χ	Х	Χ	Х	Х	Τ	Х	Х	Х
AREF	Auto Refresh	ldle	Н	Η	Χ	Χ	Х	Х	L	L	L	Н
SELF	Self Refresh Entry	Idle	Н	L	Х	Х	Х	X	L	L	L	Н
SELEX	Self Refresh Exit	Idle (Self	L	Н	Х	Х	Х	Х	Н	Х	Х	Х
SLLLX	Sell Reliesh Lxit	Refresh)	L	11	<	^	^	^	L	Н	Н	Х
PD	Power Down	Idle/	Н	٦	Х	Х	Х	Х	Н	Х	Х	Х
ויין	Mode Entry	Active ⁽⁵⁾	П	_	^	^	^	^	L	Н	Н	Х
5551	Power Down	Any			.,	.,	.,	.,	Н	Х	Х	Х
PDEX	Mode Exit	(Power Down)	L	Н	Х	Х	Х	Х	L	Н	Н	Х
WDE	Data Write Enable	Active	Н	Χ	L	Χ	Х	Х	Х	Х	Х	Х
WDD	Data Write Disable	Active	Н	Χ	Η	Χ	Х	Х	Х	Х	Х	Х

Notes:

- 1. V = Valid X = Don't Care L = Low level H = High level
- 2. CKEn signal is input level when commands are issued.
 - CKEn-1 signal is input level one clock cycle before the commands are issued.
- 3. These are state designated by the BA0, BA1 signals.
- 4. LDM, UDM (W9464G6IB).
- 5. Power Down Mode can not entry in the burst cycle.



8.2 Function Truth Table

(Note 1)

CURRENT STATE	cs	RAS	CAS	WE	ADDRESS	COMMAND	ACTION	NOTES
	Ι	Х	Χ	Х	Χ	DSL	NOP	
	L	Н	Н	Χ	Χ	NOP/BST	NOP	
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	3
Idle	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
luic	L	L	Н	Н	BA, RA	ACT	Row activating	
	L	L	Н	L	BA, A10	PRE/PREA	NOP	
	L	L	L	Н	X	AREF/SELF	Refresh or Self refresh	2
	L	L	L	L	Op-Code	MRS/EMRS	Mode register accessing	2
	Н	Х	Χ	Χ	X	DSL	NOP	
	L	Н	Н	Х	Х	NOP/BST	NOP	
	L	Н	Г	Н	BA, CA, A10	READ/READA	Begin read: Determine AP	4
Row Active	L	Н	٦	٦	BA, CA, A10	WRIT/WRITA	Begin write: Determine AP	4
NOW ACTIVE	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	٦	BA, A10	PRE/PREA	Precharge	5
	L	L	٦	Н	X	AREF/SELF	ILLEGAL	
	L	L	Г	Г	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Χ	Χ	Χ	DSL	Continue burst to end	
	L	Н	Н	Н	X	NOP	Continue burst to end	
	L	Н	Н	L	Х	BST	Burst stop	
	L	Н	L	Н	BA, CA, A10	READ/READA	Term burst, new read: Determine AP	6
Read	L	Н	٦	٦	BA, CA, A10	WRIT/WRITA	ILLEGAL	
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	٦	BA, A10	PRE/PREA	Term burst, Precharging	
	L	L	٦	Н	X	AREF/SELF	ILLEGAL	
	L	L	Г	Г	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Χ	Χ	X	DSL	Continue burst to end	
	L	Н	Н	Н	Х	NOP	Continue burst to end	
	L	Н	Н	L	Х	BST	ILLEGAL	
	L	Н	L	Н	BA, CA, A10	READ/READA	Term burst, start read: Determine AP	6, 7
Write	L	Н	L	L	BA, CA, A10	WRIT/WRITA	Term burst, start read: Determine AP	6
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PREA	Term burst, Precharging	8
	L	L	L	Н	X	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	



Function Truth Table, continued

CURRENT STATE	cs	RAS	CAS	WE	ADDRESS	COMMAND	ACTION	NOTES
	Н	Х	Х	Х	Х	DSL	Continue burst to end	
	L	Н	Н	Н	Х	NOP	Continue burst to end	
	L	Н	Н	L	Х	BST	ILLEGAL	
Read with	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	
Auto-	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
precharge	L	L	Н	Η	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL	
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Χ	Х	Х	DSL	Continue burst to end	
	L	Н	Н	Н	Х	NOP	Continue burst to end	
	L	Н	Н	L	X BST ILLEGAL			
Write with	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	
Auto-	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	
precharge	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL	3
	L	L	L	Н	X AREF/SELF ILLEGAL		ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Х	Х	Х	DSL	NOP-> Idle after trp	
	L	Н	Н	Н	Х	NOP	NOP-> Idle after trp	
	L	Н	Н	L	Х	BST	ILLEGAL	
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	3
Precharging	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PREA	Idle after TRP	
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Х	Х	Х	DSL	NOP-> Row active after tRCD	
	L	Н	Н	Н	Х	NOP	NOP-> Row active after tRCD	
	L	Н	Н	L	Х	BST	ILLEGAL	
_	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	3
Row Activating	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL	3
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	

as winbond sees

Function Truth Table, continued

CURRENT STATE	cs	RAS	CAS	WE	ADDRESS	COMMAND	ACTION	NOTES
	Н	Х	Х	Х	Х	DSL	NOP->Row active after twn	
	L	Н	Н	Н	Х	NOP	NOP->Row active after twn	
	L	Н	Н	L	Х	BST	ILLEGAL	
Write	L	Н	L	Η	BA, CA, A10	READ/READA	ILLEGAL	3
Recovering	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
Recovering	L	L	Η	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL	3
	L	L	L	Ι	X	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Χ	Χ	Χ	Х	DSL	NOP->Enter precharge after twn	
	L	Н	Η	Н	Х	NOP	NOP->Enter precharge after twR	
	L	Н	Н	L	Х	BST	ILLEGAL	
Write	L	Н	٦	Н	BA, CA, A10	READ/READA	ILLEGAL	3
Recovering with Auto-	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
precharge	L	L	Η	Ι	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A10	PRE/PREA	ILLEGAL	3
	L	L	L	Η	X	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Χ	Χ	X	DSL	NOP->Idle after Trc	
	L	Н	Н	Η	X	NOP	NOP->Idle after TRC	
Refreshing	L	Н	Н	L	X	BST	ILLEGAL	
Refleshing	L	Н	L	Η	X	READ/WRIT	ILLEGAL	
	L	L	Н	Χ	X	ACT/PRE/PREA	ILLEGAL	
	L	L	L	Χ	X	AREF/SELF/MRS/EMRS	ILLEGAL	
	Н	Х	Χ	Х	Х	DSL	NOP->Row after tmRD	
	L	Н	Н	Η	Х	NOP	NOP->Row after tmRD	
Mode Register	L	Н	I	L	Х	BST	ILLEGAL	
Accessing	L	Н	L	Х	Х	READ/WRIT	ILLEGAL	
	L	L	Х	Х	Х	ACT/PRE/PREA/ARE F/SELF/MRS/EMRS	ILLEGAL	

Notes:

- 1. All entries assume that CKE was active (High level) during the preceding clock cycle and the current clock cycle.
- 2. Illegal if any bank is not idle.
- 3. Illegal to bank in specified states; Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.
- 4. Illegal if tRCD is not satisfied.
- 5. Illegal if tras is not satisfied.
- 6. Must satisfy burst interrupt condition.
- 7. Must avoid bus contention, bus turn around, and/or satisfy write recovery requirements.
- 8. Must mask preceding data which don't satisfy twn

Remark: H = High level, L = Low level, X = High or Low level (Don't Care), V = Valid data



8.3 Function Truth Table for CKE

CURRENT	СК	Œ	cs	RAS	CAS	WE	ADDRESS	ACTION	NOTES
STATE	n-1	n	CS	KAS	CAS	VVE	ADDRESS	ACTION	NOTES
	Н	Χ	Х	Х	Х	Х	Х	INVALID	
	L	Н	Н	Х	Х	Х	Х	Exit Self Refresh->Idle after txsnR	
Self Refresh	L	Н	L	Н	Н	Х	Х	Exit Self Refresh->Idle after txsnR	
Sell Reliesii	L	Н	L	Н	L	Х	Х	ILLEGAL	
	L	Н	L	L	Х	Х	Χ	ILLEGAL	
	L	L	Х	Х	Х	Х	Х	Maintain Self Refresh	
	Н	Χ	Х	Χ	Χ	Х	Χ	INVALID	
Power Down	L	Н	Х	Х	Х	Х	Х	Exit Power down->Idle after tis	
	L	L	Х	Х	Х	Х	Х	Maintain power down mode	
	Н	Н	Х	Χ	Χ	Х	Χ	Refer to Function Truth Table	
	Н	L	Н	Х	Х	Х	Х	Enter Power down	2
	Н	L	L	Н	Н	Х	Х	Enter Power down	2
All banks Idle	Н	L	L	L	L	Н	Х	Self Refresh	1
	Н	L	L	Н	L	Х	Х	ILLEGAL	
	Н	L	L	L	Х	Х	Х	ILLEGAL	
	L	Χ	Х	Х	Х	Х	Х	Power down	
	Н	Н	Х	Х	Χ	Х	Χ	Refer to Function Truth Table	
	Н	L	Н	Х	Χ	Х	Х	Enter Power down	3
	Н	L	L	Н	Н	Х	Х	Enter Power down	3
Row Active	Н	L	L	L	L	Н	Х	ILLEGAL	
	Н	L	L	Н	L	Х	Х	ILLEGAL	
	Н	L	L	L	Х	Х	Х	ILLEGAL	
	L	Х	Х	Х	Х	Х	Х	Power down	
Any State Other Than Listed Above	Н	Н	Х	х	Х	Х	Х	Refer to Function Truth Table	


Notes:

- 1. Self refresh can enter only from the all banks idle state.
- 2. Power Down occurs when all banks are idle; this mode is referred to as precharge power down.
- 3. Power Down occurs when there is a row active in any bank; this mode is referred to as active power down.

Remark: H = High level, L = Low level, X = High or Low level (Don't Care), V = Valid data



8.4 Simplified Stated Diagram





9. ELECTRICAL CHARACTERISTICS

9.1 Absolute Maximum Ratings

PARAMETER	SYMBOL	RATING	UNIT
Voltage on I/O Pins Relative to Vss	VIN, VOUT	-0.5 ~ VDDQ +0.5	V
Voltage on Input Pins Relative to Vss	VIN	-1 ~ 3.6	V
Voltage on VDD Supply Relative to Vss	Vdd	-1 ~ 3.6	V
Voltage on VDDQ Supply Relative to Vss	VDDQ	-1 ~ 3.6	V
Operating Temperature	Topr	0 ~ 70	°C
Storage Temperature	Tstg	-55 ~ 150	°C
Soldering Temperature (10s)	TSOLDER	260	°C
Power Dissipation	PD	1	W
Short Circuit Output Current	lout	50	mA

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect reliability.

9.2 Recommended DC Operating Conditions

 $(TA = 0 \text{ to } 70^{\circ}\text{C})$

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
VDD	Power Supply Voltage	2.3	2.5	2.7	V	2
VDDQ	Power Supply Voltage (for I/O Buffer)	2.3	2.5	2.7	V	2
VREF	Input reference Voltage	0.49 x VDDQ	0.50 x VDDQ	0.51 x VDDQ	V	2, 3
VTT	Termination Voltage (System)	VREF - 0.04	VREF	VREF + 0.04	V	2, 8
VIH (DC)	Input High Voltage (DC)	VREF + 0.15	-	VDDQ + 0.3	V	2
VIL (DC)	Input Low Voltage (DC)	-0.3	-	VREF - 0.15	V	2
VICK (DC)	Differential Clock DC Input Voltage	-0.3	-	VDDQ + 0.3	V	15
VID (DC)	Input Differential Voltage. CLK and CLK inputs (DC)	0.36	-	VDDQ + 0.6	V	13, 15
VIH (AC)	Input High Voltage (AC)	VREF + 0.31	-	-	V	2
VIL (AC)	Input Low Voltage (AC)	-	-	VREF - 0.31	V	2
VID (AC)	Input Differential Voltage. CLK and CLK inputs (AC)	0.7	-	VDDQ + 0.6	V	13, 15
VX (AC)	Differential AC input Cross Point Voltage	VDDQ/2 - 0.2	-	VDDQ/2 + 0.2	V	12, 15
VISO (AC)	Differential Clock AC Middle Point	VDDQ/2 - 0.2	-	VDDQ/2 + 0.2	V	14, 15

Notes: Undershoot Limit: V_{IL} (min) = -1.5V with a pulse width \leq 5 nS

Overshoot Limit: ViH (max) = VDDQ +1.5V with a pulse width \leq 5 nS

 $V_{IH\ (DC)}$ and $V_{IL\ (DC)}$ are levels to maintain the current logic state.

 V_{IH} (AC) and V_{IL} (AC) are levels to change to the new logic state.



9.3 Capacitance

 $(VDD = VDDQ = 2.5V \pm 0.2V, f = 1 MHz, TA = 25 °C, VOUT (DC) = VDDQ/2, VOUT (Peak to Peak) = 0.2V)$

SYMBOL	PARAMETER	MIN.	MAX.	DELTA (MAX.)	UNIT
CIN	Input Capacitance (except for CLK pins)	1.5	2.5	0.5	pF
Cclk	Input Capacitance (CLK pins)	1.5	2.5	0.25	pF
Cı/o	DQ, DQS, DM Capacitance	3.5	4.5	0.5	pF

Notes: These parameters are periodically sampled and not 100% tested.

9.4 Leakage and Output Buffer Characteristics

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	NOTES
	Input Leakage Current				
lı (L)	Any input $0V \le VIN \le VDD$, VREF Pin $0V \le VIN \le 1.35V$ (All other pins not under test = $0V$)	-2	2	μA	
lo (L)	Output Leakage Current	-5	5	пΔ	
10 (L)	(Output disabled, 0V ≤ VOUT ≤ VDDQ)		J	μ/	
Vон	Output High Voltage	VTT +0.76	_	V	
VOH	(under AC test load condition)	V11 -0.70		•	
Vol	Output Low Voltage	_	VTT -0.76	V	
VOL	(under AC test load condition)		V11 0.70	٧	
	Output Levels: Full drive option				
Іон	High Current	-15	-	mA	4, 6
	(VOUT = VDDQ - 0.373V, min. VREF, min. VTT				
loL	Low Current	15	_	mΔ	4, 6
IOL	(Vout = 0.373V, max. VREF, max. VTT)	10	_	ША	٦, ٥
	Output Levels: Reduced drive option - 60%				
Iohr	High Current	-9	-	mA	5
	(Vout = $VDDQ - 0.763V$, min. VREF, min. VTT			μA μA V V mA	
loup	Low Current	9		m 1	5
lolr	(Vout = 0.763V, max. VREF, max. VTT)	9	-	IIIA	5
	Output Levels: Reduced drive option - 30%				
IOHR ₍₃₀₎	High Current	-4.5	-	mA	5
	(VOUT = VDDQ - 1.056V, min. VREF, min. VTT				
loup	Low Current	4 F		m A	-
IOLR ₍₃₀₎	(Vout = 1.056V, max. VREF, max. VTT)	4.5	-	mA	5



9.5 DC Characteristics

SYM.	PARAMETER	MAX.	UNIT	NOTES
		-5		
	Operating current: One Bank Active-Precharge;			
IDD0	TRC = TRC min; TCK = TCK min;	120		7
	DQ, DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles			
	Address and control inputs changing once every two clock cycles			
IDD1	Operating current: One Bank Active-Read-Precharge;			
וטטו	Burst = 4; tRC = tRC min; CL = 3; tCK = tCK min; IOUT = 0 mA;	140		7, 9
	Address and control inputs changing once per clock cycle			
	Precharge Power Down standby current:			
IDD2P	All Banks Idle; Power down mode;	20		
	CKE ≤ VIL max; tck = tck min; Vin = VREF for DQ, DQS and DM			
	Idle standby current:			
IDD2N	CS ≥ VIH min; All Banks Idle; CKE ≥ VIH min; tcк = tcк min;	50		
IDDZIN	Address and other control inputs changing once per clock cycle;			
	Vin ≥ V _I H min or Vin ≤ V _I L max for DQ, DQS and DM			
	Idle floating standby current:			
IDD2F	CS ≥ VIH min; All Banks Idle; CKE ≥ VIH min;	50		7
IDDZI	Address and other control inputs changing once per clock cycle;			,
	Vin = VREF for DQ, DQS and DM			
	Idle quiet standby current:			
IDD2Q	CS ≥ VIH min; All Banks Idle; CKE ≥ VIH min; tck = tck min;	50		7
IDDZQ	Address and other control inputs stable;	30		,
	Vin = VREF for DQ, DQS and DM			
	Active Power Down standby current:		mA	
IDD3P	One Bank Active; Power down mode;	30		
10001	CKE ≤ VIL max; tck = tck min;			
	Vin = VREF for DQ, DQS and DM			
	Active standby current:			
IDD3N	CS ≥ VIH min; CKE ≥ VIH min; One Bank Active-Precharge;	60		7
IDDSN	trc = tras max; tck = tck min;	00		,
	DQ, DM and DQS inputs changing twice per clock cycle;			
	Address and other control inputs changing once per clock cycle Operating current:			
	Burst = 2; Reads; Continuous burst; One Bank Active;			
IDD4R	Address and control inputs changing once per clock cycle;	185		7, 9
	CL=2; tck = tck min; lout = 0mA			
	Operating current:			
	Burst = 2; Write; Continuous burst; One Bank Active;			
IDD4W	Address and control inputs changing once per clock cycle;	180		7
	CL = 2; tck = tck min;			
Inc.	DQ, DM and DQS inputs changing twice per clock cycle	040		7
IDD5	Auto Refresh current: trc = trFc min	210		7
IDD6	Self Refresh current: CKE ≤ 0.2V; external clock on; tcκ = tcκ min Random Read current: 4 Banks Active Read with activate every 20nS,	2.5		
	Auto-Precharge Read every 20 nS;			
IDD7	Burst = 4; trop = 3; lout = 0mA;	320		
	DQ, DM and DQS inputs changing twice per clock cycle;	320		
	Address changing once per clock cycle			



9.6 AC Characteristics and Operating Condition


(Notes: 10, 12)

SYM.	PARAMETER		-5		UNIT	NOTES
O 1 IVI.	TAKAMETEK		MIN.	MAX.	Olili	NOIL
trc	Active to Ref/Active Command Period		55			
trfc	Ref to Ref/Active Command Period		70			
tras	Active to Precharge Command Period		40	70000	nS	
trcd	Active to Read/Write Command Delay Time		15			
trap	Active to Read with Auto-precharge Enable		15			
tccd	Read/Write(a) to Read/Write(b) Command Period		1		tck	
trp	Precharge to Active Command Period		15			
trrd	Active(a) to Active(b) Command Period		10		nS	
twr	Write Recovery Time		15			
tdal	Auto-precharge Write Recovery + Precharge Time	_			tcĸ	18
		CL = 2	7.5	10		
tcĸ	CLK Cycle Time	CL = 2.5	6	10		
		CL = 3	5	10		
tac	Data Access Time from CLK, CLK		-0.7	0.7	nS	16
DQSCK	DQS Output Access Time from CLK, CLK		-0.6	0.6		16
togsq	Data Strobe Edge to Output Data Edge Skew			0.4		
tсн	CLk High Level Width		0.45	0.55		11
tcL	CLK Low Level Width		0.45	0.55	tck	11
tHP	CLK Half Period (minimum of actual tch, tcl)		Min. (tcL,tcн)			
tqн	DQ Output Data Hold Time from DQS		tHP-0.5		nS	
trpre	DQS Read Preamble Time		0.9	1.1		11
trpst	DQS Read Postamble Time		0.4	0.6	tcĸ	11
tos	DQ and DM Setup Time		0.4			
tDH	DQ and DM Hold Time		0.4		nS	
tDIPW	DQ and DM Input Pulse Width (for each input)		1.75			
tDQSH	DQS Input High Pulse Width		0.35			11
tDQSL	DQS Input Low Pulse Width		0.35		_	11
toss	DQS Falling Edge to CLK Setup Time		0.2		tck	11
tosh	DQS Falling Edge Hold Time from CLK		0.2			11
WPRES	Clock to DQS Write Preamble Set-up Time		0		nS	
twpre	DQS Write Preamble Time		0.25			11
twpst	DQS Write Postamble Time		0.4	0.6	tcĸ	11
togss	Write Command to First DQS Latching Transition		0.72	1.25		11
tıs	Input Setup Time (fast slew rate)		0.6			19, 21-
tıн	Input Hold Time (fast slew rate)		0.7			19, 21-
tıs	Input Setup Time (slow slew rate)		0.6			20-2
tıн	Input Hold Time (slow slew rate)		0.7			20-2
tıpw	Control & Address Input Pulse Width (for each input)		2.2		nS	
tHZ	Data-out High-impedance Time from CLK, CLK			0.7		
tLZ	Data-out Low-impedance Time from CLK, CLK		-0.7	0.7		
tT(SS)	SSTL Input Transition		0.5	1.5		
twrr	Internal Write to Read Command Delay		2	-	tcĸ	
txsnr	Exit Self Refresh to non-Read Command		75		nS	
	Exit Self Refresh to Read Command		200		tcĸ	1
txsen					UIN	<u> </u>
txsrd trefi	Refresh Time (4k/64mS)			15.6	μS	17



9.7 AC Test Conditions

PARAMETER	SYMBOL	VALUE	UNIT
Input High Voltage (AC)	VIH	VREF + 0.31	V
Input Low Voltage (AC)	VIL	VREF - 0.31	V
Input Reference Voltage	VREF	0.5 x VDDQ	V
Termination Voltage	VTT	0.5 x VDDQ	V
Differential Clock Input Reference Voltage	VR	Vx (AC)	V
Input Difference Voltage. CLK and CLK Inputs (AC)	VID (AC)	1.5	V
Output Timing Measurement Reference Voltage	Votr	0.5 x VDDQ	V




Notes:

- (1) Conditions outside the limits listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- (2) All voltages are referenced to VDD, VDDQ.
- (3) Peak to peak AC noise on VREF may not exceed $\pm 2\%$ VREF(DC).
- (4) VOH = 1.95V, VOL = 0.35V
- (5) VOH = 1.9V, VOL = 0.4V
- (6) The values of IOH(DC) is based on VDDQ = 2.3V and VTT = 1.19V. The values of IOL(DC) is based on VDDQ = 2.3V and VTT = 1.11V.
- (7) These parameters depend on the cycle rate and these values are measured at a cycle rate with the minimum values of tck and trc.
- (8) VTT is not applied directly to the device. VTT is a system supply for signal termination resistors is expected to be set equal to VREF and must track variations in the DC level of VREF.
- (9) These parameters depend on the output loading. Specified values are obtained with the output open.
- (10) Transition times are measured between VIH min(AC) and VIL max(AC). Transition (rise and fall) of input signals have a fixed slope.
- (11) IF the result of nominal calculation with regard to Tck contains more than one decimal place, the result is rounded up to the nearest decimal place.
 - (i.e., TDQSS = $0.75 \times \text{tcK}$, tcK = 7.5 nS, $0.75 \times 7.5 \text{ nS}$ = 5.625 nS is rounded up to 5.6 nS.)



- (12) Vx is the differential clock cross point voltage where input timing measurement is referenced.
- (13) VID is magnitude of the difference between CLK input level and CLK input level.
- (14) Viso means {Vick(CLK)+Vick(CLK)}/2.
- (15) Refer to the figure below.



- (16) tac and togsck depend on the clock jitter. These timing are measured at stable clock.
- (17) A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM device.
- (18) tDAL = (tWR/tCK) + (tRP/tCK)
- (19) For command/address input slew rate ≥1.0 V/nS.
- (20) For command/address input slew rate ≥0.5 V/nS and <1.0 V/nS.
- (21) For CLK & CLK slew rate ≥1.0 V/nS (single--ended).
- (22) These parameters guarantee device timing, but they are not necessarily tested on each device. They may be guaranteed by device design or tester correlation.
- (23) Slew Rate is measured between VOH(ac) and VOL(ac).



10. SYSTEM CHARACTERISTICS FOR DDR SDRAM

The following specification parameters are required in systems using DDR400 devices to ensure proper system performance. These characteristics are for system simulation purposes and are guaranteed by design.

10.1 Table 1: Input Slew Rate for DQ, DQS, and DM

AC CHARACTERISTICS	SYMBOL	DDR400		UNIT	NOTES
PARAMETER	STWIDOL	MIN.	MAX.	ONIT	NOTES
DQ/DM/DQS input slew rate					
measured between VIH(DC),	DCSLEW	0.5	4.0	V/nS	a, k
VIL(DC) and VIL(DC), VIH(DC)					

10.2 Table 2: Input Setup & Hold Time Derating for Slew Rate

INPUT SLEW RATE	Δtis	ΔtιΗ	UNIT	NOTES
0.5 V/nS	0	0	pS	h
0.4 V/nS	+50	0	pS	h
0.3 V/nS	+100	0	pS	h

10.3 Table 3: Input/Output Setup & Hold Time Derating for Slew Rate

INPUT SLEW RATE	ΔtDS	∆tDH	UNIT	NOTES
0.5 V/nS	0	0	pS	j
0.4 V/nS	+75	0	pS	j
0.3 V/nS	+150	0	pS	j

10.4 Table 4: Input/Output Setup & Hold Derating for Rise/Fall Delta Slew Rate

INPUT SLEW RATE	ΔtDS	∆tDH	UNIT	NOTES
±0.0 nS/V	0	0	pS	i
±0.25 nS/V	+50	0	pS	i
±0.5 nS/V	+100	0	pS	i


10.5 Table 5: Output Slew Rate Characteristics (X16 Devices only)

SLEW RATE CHARACTERISTIC	TYPICAL RANGE (V/nS)	MINIMUM (V/nS)	MAXIMUM (V/nS)	NOTES
Pullup Slew Rate	1.2 ~ 2.5	0.7	5.0	a, c, d, e, f, g
Pulldown Slew Rate	1.2 ~ 2.5	0.7	5.0	a, c, d, e, f, g




10.6 System Notes:

a. Pullup slew rate is characterized under the test conditions as shown in Figure 1.



b. Pulldown slew rate is measured under the test conditions shown in Figure 2.



c. Pullup slew rate is measured between (VDDQ/2 - 320 mV \pm 250 mV)

Pulldown slew rate is measured between (VDDQ/2 + 320 mV ± 250 mV)

Pullup and Pulldown slew rate conditions are to be met for any pattern of data, including all outputs switching and only one output switching.

Example: For typical slew rate, DQ0 is switching

For minimum slew rate, all DQ bits are switching worst case pattern

For maximum slew rate, only one DQ is switching from either high to low, or low to high

The remaining DQ bits remain the same as for previous state

d. Evaluation conditions

Typical: 25 °C (T Ambient), VDDQ = nominal, typical process

Minimum: 70 °C (T Ambient), VDDQ = minimum, slow-slow process Maximum: 0 °C (T Ambient), VDDQ = maximum, fast-fast process

- e. Verified under typical conditions for qualification purposes.
- f. TSOP II package devices only.
- g. Only intended for operation up to 266 Mbps per pin.



- h. A derating factor will be used to increase tis and tih in the case where the input slew rate is below 0.5 V/nS as shown in Table 2. The Input slew rate is based on the lesser of the slew rates determined by either VIH(AC) to VIL(AC) or VIH(DC) to VIL(DC), similarly for rising transitions.
- i. A derating factor will be used to increase tDs and tDH in the case where DQ, DM, and DQS slew rates differ, as shown in Tables 3 & 4. Input slew rate is based on the larger of AC-AC delta rise, fall rate and DC-DC delta rise, fall rate. Input slew rate is based on the lesser of the slew rates determined by either VIH(AC) to VIL(AC) or VIH(DC) to VIL(DC), similarly for rising transitions.

The delta rise/fall rate is calculated as:

{1/(Slew Rate1)}-{1/(slew Rate2)}


For example: If Slew Rate 1 is 0.5 V/nS and Slew Rate 2 is 0.4 V/nS, then the delta rise, fall rate is -0.5 nS/V. Using the table given, this would result in the need for an increase in tDS and tDH of 100 pS.

- j. Table 3 is used to increase tDs and tDH in the case where the I/O slew rate is below 0.5 V/nS. The I/O slew rate is based on the lesser of the AC-AC slew rate and the DC-DC slew rate. The input slew rate is based on the lesser of the slew rates determined by either VIH(AC) to VIL(AC) or VIH(DC) to VIL(DC), and similarly for rising transitions.
- k. DQS, DM, and DQ input slew rate is specified to prevent double clocking of data and preserve setup and hold times. Signal transitions through the DC region must be monotonic.




11. TIMING WAVEFORMS

11.1 Command Input Timing




11.2 Timing of the CLK Signals





11.3 Read Timing (Burst Length = 4)




Notes: The correspondence of LDQS, UDQS to DQ. (W9464G6IB)

LDQS	DQ0~7
UDQS	DQ8~15

massa winbond sassa


11.4 Write Timing (Burst Length = 4)



Note: x16 has two DQSs (UDQS for upper byte and LDQS for lower byte). Even if one of the 2 bytes is not used, both UDQS and LDQS must be toggled.




11.5 DM, DATA MASK (W9464G6IB)






11.6 Mode Register Set (MRS) Timing






11.7 Extend Mode Register Set (EMRS) Timing





11.8 Auto-precharge Timing (Read Cycle, CL = 2)

1. $tRCD (READA) \ge tRAS (min) - (BL/2) \times tCK$



Notes: CL=2 shown; same command operation timing with CL = 2,5 and CL=3

In this case, the internal precharge operation begin after BL/2 cycle from READA command.


Represents the start of internal precharging.

The Read with Auto-precharge command cannot be interrupted by any other command.



11.9 Auto-precharge Timing (Read cycle, CL = 2), continued

2. $tRCD/RAP(min) \le tRCD (READA) < tRAS (min) - (BL/2) \times tCK$



Notes: CL2 shown; same command operation timing with CL = 2.5, CL=3.


In this case, the internal precharge operation does not begin until after trans(min) has command.

Represents the start of internal precharging.

The Read with Auto-precharge command cannot be interrupted by any other command.



11.10 Auto-precharge Timing (Write Cycle)




The Write with Auto-precharge command cannot be interrupted by any other command.


Represents the start of internal precharging.



11.11 Read Interrupted by Read (CL = 2, BL = 2, 4, 8)




11.12 **Burst Read Stop (BL = 8)**






11.13 Read Interrupted by Write & BST (BL = 8)




Burst Read cycle must be terminated by BST Command to avoid I/O conflict.

11.14 Read Interrupted by Precharge (BL = 8)






11.15 Write Interrupted by Write (BL = 2, 4, 8)




11.16 Write Interrupted by Read (CL = 2, BL = 8)






11.17 Write Interrupted by Read (CL = 3, BL = 4)




11.18 Write Interrupted by Precharge (BL = 8)






11.19 2 Bank Interleave Read Operation (CL = 2, BL = 2)

* tck = 100 MHz




11.20 2 Bank Interleave Read Operation (CL = 2, BL = 4)






11.21 4 Bank Interleave Read Operation (CL = 2, BL = 2)




11.22 4 Bank Interleave Read Operation (CL = 2, BL = 4)






11.23 Auto Refresh Cycle



Note: CKE has to be kept "High" level for Auto-Refresh cycle.


11.24 Precharge/Activate Power Down Mode Entry and Exit Timing



Note:


- 1. If power down occurs when all banks are idle, this mode is referred to as precharge power down.
- 2. If power down occurs when there is a row active in any bank, this mode is referred to as active power down.

11.25 Input Clock Frequency Change during Precharge Power Down Mode Timing





11.26 Self Refresh Entry and Exit Timing




Note:

If the clock frequency is changed during self refresh mode, a DLL reset is required upon exit.



12. PACKAGE SPECIFICATION

12.1 60 Ball TFBGA (8x13mm)





13. REVISION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A01	Oct. 16, 2008	All	Formally data sheet

Important Notice

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.